| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 | ||
| 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| 20 | 21 | 22 | 23 | 24 | 25 | 26 |
| 27 | 28 | 29 | 30 | 31 |
Tags
- performance
- Flash Memory
- Operating System
- memory
- hardware
- Machine Learning
- framework
- linux
- storage system
- software
- kernel
- 시스템 프로그래밍
- Samsung
- rocksdb
- 시스템 소프트웨어
- 키워드
- github
- 포트 번호 변경
- USENIX
- deep learning
- ssd
- core dumped
- Intel
- 커널 프로그래밍
- Cache
- Git
- overflow
- FTL
Archives
- Today
- Total
목록Processor Interconnect (1)
Happy to visit my research note ^^
Compute Express Link™ (CXL™)
Siamak Tavallaei, CXL™ Consortium Technical Task Force Co-Chair and Principal Architect, Microsoft Azure, Rob Blankenship, Processor Architect and Principal Engineer, Intel, and Kurt Lender, CXL Consortium Marketing Working Group Co-Chair and Senior Ecosystem Enabling Manager, Data Center Group, Intel, presented a deep dive into how CXL technology maintains memory coherency between the CPU memor..
study
2023. 4. 11. 12:59