일 | 월 | 화 | 수 | 목 | 금 | 토 |
---|---|---|---|---|---|---|
1 | 2 | 3 | ||||
4 | 5 | 6 | 7 | 8 | 9 | 10 |
11 | 12 | 13 | 14 | 15 | 16 | 17 |
18 | 19 | 20 | 21 | 22 | 23 | 24 |
25 | 26 | 27 | 28 | 29 | 30 | 31 |
- framework
- Operating System
- Intel
- Cache
- software
- 시스템 소프트웨어
- 커널 프로그래밍
- Machine Learning
- FTL
- linux
- Flash Memory
- 시스템 프로그래밍
- ssd
- 키워드
- hardware
- github
- overflow
- core dumped
- 포트 번호 변경
- kernel
- memory
- Samsung
- rocksdb
- USENIX
- deep learning
- storage system
- performance
- Git
- Today
- Total
목록Intel (2)
Happy to visit my research note ^^
Siamak Tavallaei, CXL™ Consortium Technical Task Force Co-Chair and Principal Architect, Microsoft Azure, Rob Blankenship, Processor Architect and Principal Engineer, Intel, and Kurt Lender, CXL Consortium Marketing Working Group Co-Chair and Senior Ecosystem Enabling Manager, Data Center Group, Intel, presented a deep dive into how CXL technology maintains memory coherency between the CPU memor..
Saurabh Kadekodi∗ , Shashwat Silas∗ , David Clausen, Arif Merchant Google February 21–23, 2023 • Santa Clara, CA, USA USENIX Association 21st USENIX Conference on File and Storage Technologies Abstract Large-scale storage clusters의 대부분 data는 # erasure coding이 사용된다. # Exascale에서는 # low storage overhead, efficient reconstruction, and easy deployment를 위해 erasure code를 최적화하는 것이 중요하다. (+참고 1) Locally..